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 
Abstract—The inter-device mismatch and intra-device tem-
poral instability in the nanoscale CMOS circuits is examined 
from a unified point of view as a static and dynamic parts of the 
variability concerned with stochastic oxide charge trapping and 
de-trapping. This approach has been benchmarked on the recent 
evidence of the radiation-induced increase of inter-transistor 
mismatch in 60 nm ICs. A possible reliability limitation in 
ultrascale circuits concerned with the single or a few charged de-
fect instability is pointed out and estimated. 
 
Index Terms—Variability, CMOS, MOSFET, oxide traps, 
Random Telegraph Noise, 1/f noise, mismatch, total ionizing dose 
 
I. INTRODUCTION 
ature technologies rely upon production of identical cop-
ies of some basic components. For example, the digital 
CMOS technology is based on replication of a large 
number of preferably identical copies of the MOSFETs. The 
MOSFET’s typical drain current is approximately invariant 
under the constant aspect ratio size shrinking. This fundamen-
tal physical property of 2D devices has provided an opportuni-
ty for the aggressive geometrical scaling with an improvement 
of performance. As the feature size of microelectronic chips is 
reducing, the variability of electronic components has become 
a very significant issue for contemporary chips [1, 2, 3]. The 
major source of static variability is due to the discrete nature 
of the charged impurities in the devices. For example, the var-
iation in the number and position of the dopant atoms under-
neath the MOSFET’s gates makes each transistor different, 
introducing device-to-device statistical spread in the device’s 
parameters. Particularly, the random dopant fluctuations in the 
depletion region of the bulk MOSFETs are the cause of mis-
match in their threshold voltage [1]. Modern highly-scaled 
digital circuits have rather low noise margins and the threshold 
voltage mismatch could seriously degrade their functionality 
especially for the ultra-low-power systems, operating in the 
subthreshold mode [4]. The maximum clock speeds have satu-
rated at < 5GHz partly because of the variance of FETs and 
circuits at < 40 nm [5].  
In contrast to the static inter-transistor variability, the intra-
transistor dynamic variability is closely related with the time-
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dependent drain current fluctuations due to the trapping/de-
trapping of carriers in the gate dielectrics. The near-interfacial 
(“border”) traps are responsible for such fluctuations over 
wide temporal ranges. The impact of the low-frequency and 
random telegraph noise on the dynamic variability of a single 
SRAM cell is examined in [6, 7]. The ionizing irradiation is 
able to significantly enhance the device variability due to the 
buildup of the random charged defects in the isolation oxides 
and at the Si-SiO2 interface. Different aspects of such radia-
tion-induced variability have been discussed in [8, 9, 10, 11]. 
Gerardin et al. investigated experimentally in [12] the interre-
lations between inter-device static variability and the total 
dose effects in commercial 65-nm CMOS technology.  
The aim of this paper is to consider all these effects from a 
unified physical point of view.  
II. MODEL FORMULATION  
A. Screening of external oxide charge 
The external oxide charge is screened by the image charg-
es in the channel, substrate and the gate. For the charge OXQ , 
trapped near the silicon (we will denote the total charges and 
capacitances by the capitalized indices), we have a shift of the 
surface potential S  at a fixed gate voltage GV  
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where OXC  is the gate oxide capacitance, /D D SC dQ d  is 
the depletion layer capacitance, ITC is the interface trap capac-
itance, /Q C SC dQ d  is the inversion layer (‘quantum’) ca-
pacitance [13]. Due to a strong dependence of CQ  on the sur-
face potential S  in the subthreshold region, the QC  does not 
practically affect the silicon FET gate capacitance 
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(see the inset in Fig. 1), 
since it is extremely low in the subthreshold operation mode 
( Q DC C ) and very high in the above threshold strong inver-
sion regime ( Q DC C ). Under such circumstances, the quan-
tum capacitance could be well estimated in practice in a non-
degenerate approximation [14] 
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where /T Bk T q   is the thermal potential, CQ , DQ  are the 
total charge in the inversion and depletion layers respectively. 
Provided a weak dependence of the carrier’s mobility on GV , 
the inverse logarithmic slope can be calculated as a function of 
the relevant capacitances and the channel charge in the follow-
ing way 
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where the diffusion potential D  is defined and could be esti-
mated as follows 
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As can be seen in (3) an absolute value of D  is important on-
ly in the subthreshold mode, where D T  . 
It is instructive to consider S in two limiting cases. First, in 
the subthreshold region ( C DQ Q ) it corresponds to the well-
known subthreshold slope measured in Volts per decade of 
gate voltage 
 ln10 ln10 1 ln10T D IT OX TSS S C C C m        , (5) 
where m is often referred to as an ideality factor. Second, in 
the strong inversion region, we have C OX G TS Q C V V   . 
The inverse logarithmic slope S is closely related with the 
transconductance m D Gg dI dV  
 D G D D mS I dV dI I g  .      (6) 
Fig. 1 shows the physical meaning of S and illustrates its inter-
relation with gm. 
 
 
 
Fig. 1.  Field-effect transistor transfer characteristics and graphical representa-
tion of the transconductance gm and the inverse logarithmic slope S. 
 
Thus defined logarithmic slope describes in a unified way both 
the strong inversion and the weak inversion regions. In con-
trast to the extensive transconductance (i.e., dependent on 
W/L), the inverse logarithmic slope S  is a thermodynamically 
intensive variable, i.e., independent of the channel size and 
shape. 
The quantum capacitance QC  determines the channel 
charge fluctuation C Q SQ C   in all operation modes. Us-
ing (1)-(4), one could obtain a general relation 
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In the strong inversion mode, where , ,Q OX D ITC C C C , we 
have very small S , /C OXS Q C  and the “perfect screen-
ing” by the channel 1C OXQ Q   . This is due to the fact 
that an external oxide charge is screened in the strong inver-
sion on the low spatial scales of order of the inter-electron dis-
tance in the channel. For the sake of brevity, we ignore here 
the effects of the accidental electrostatic coupling with the 
source/drain contacts which could reduce the image charge 
CQ , especially in the short channels.  
Using (7), one can obtain the relation  
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where var OXQ  and var CQ  are the variances of the oxide and 
the channel charge fluctuations, and 2var varT OX OXV Q C  is 
the variance of the threshold voltage TV . This result can be 
used for analysis of the static and the dynamic kinds of the ox-
ide-trapped-induce variability in nanoscale MOSFETs. 
III. MISMATCH AS STATIC VARIABILITY  
A. Static variability of the threshold voltage 
Equation (8) allows describing the sample-to-sample static 
drain current fluctuations for all MOSFET’s operational 
modes. Actually, taking into account (8), one gets 
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where the threshold voltage variance is assumed to be distrib-
uted by a set of transistors. For the above threshold mode 
( G TV V ) we have ~C OX G TS Q C V V   and typically low 
levels of the drain current inter-device mismatch 
 
22var ~ varD D T G TI I V V V  1, while the subthreshold 
mode ( G TV V ) corresponds to TS m , that could provide a 
wide drain current spread D DI I  1. 
The variations of the threshold voltage Tu  around their 
mean values TV  are normally described in MOSFETs by the 
Gauss distribution  
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The threshold voltage variance var TV  can be calculated sum-
ming up presumably independent terms, corresponding to the 
dopant atoms in the silicon substrate and to the radiation-
induced charged traps in the oxide 
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where var DQ  and var OXQ  are the variances of the random 
dopant atom (RDF) and the charged oxide trap numbers. 
Since the variance equals the average for the Poisson dis-
tribution, the dopant charge fluctuation can be written as 
2
D DQ qQ   and then we have an expression for the RDF 
part of the threshold voltage variance 
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where AN  is a doping level of the p-Si substrate, 
lnF T A iN n   is the bulk Fermi potential, in  is the Si in-
trinsic concentration, 0 ox   and oxt  are the gate insulator’s 
permittivity and thickness. The RDFs are significantly sup-
pressed in modern 3D FET configurations and typically unaf-
fected by impacts of ionizing irradiation, hot electrons or other 
non-equilibrium external influence. 
The charge trapping in the oxide is a stochastic factor con-
cerned with an impact of ionizing radiation, single event radia-
tion effects in space, or in other hazardous environments. The 
threshold voltage shift under irradiation is determined by the 
net oxide charge 
 T OX OX OXV Q Q C     .     (13) 
where OXQ
  ( OXQ
 ) is an effective amount of the positive (neg-
ative) charge trapped near the Si-SiO2 interface. The positive 
radiation-induced oxide-trapped charge is often (especially 
under the low dose rate irradiation) strongly compensated due 
to the tunnel relaxation and/or interface trap buildup in the n-
MOSFETs [15]. The very thin gate oxides also make TV  
negligible even at rather high doses. At the same time, the var-
iance of the oxide charge number is described not by a net 
charge but by a sum of the charged defects with different signs 
  2var OX OX OX OXQ q Q Q q N    . Then we have  
2 2 2var varOXT OX OX OX OXV Q C q N C  .    (14) 
Thus, the ionizing radiation may have a little effect on the av-
erage I-V characteristics of modern MOSFETs, greatly in-
creasing at the same time the spread of their parameters. 
B. Lognormal current distribution in subthreshold modes 
The drain current in the subthreshold region ( G TV V ) of 
MOSFET with a random threshold voltage Tu  is well de-
scribed by a simple exponential approximation 
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where the subthreshold slope is expressed via a constant ideal-
ity factor TS m . The Gaussian (normal) distribution of the 
threshold voltages (10) in this mode is transformed into a 
lognormal distribution of the subthreshold drain currents 
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where DI  is a medial parameter of the lognormal distribution, 
corresponding to a mean threshold voltage 
 expD T G T TI I V V m    . The subthreshold drain current 
averaged over an ensemble of N transistors with the scattered 
threshold voltages [16] can be calculated as an averaged over 
a lognormal distribution 
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Fig. 2 shows the shapes of current distribution calculated at a 
fixed current with different values of var TV . 
 
 
Fig. 2. Drain current distributions ( )D I DI P I calculated at a fixed DI  = 3×10
-7 
A (W/L=120 nm/60 nm, NA = 10
17 cm-3) at (a) Nox = 0; (b) Nox = 10
12 cm-3 ; (a) 
Nox = 2×10
13 cm-3. A feasible shift of the threshold voltage is set to be zero. 
 
Strictly speaking, the applicability of the Gaussian and 
lognormal distributions is valid only for the large area devices. 
To take into account a discrete nature of the trapped charge, 
one has to average the drain current over Poisson’s distribu-
tions with the expected numbers for the trapped charge of both 
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Expanding an exponent in powers of OX Tq C m  (typically 
≪1) to a square term, one gets the result 
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that, in view of  0T T OX OX OXV V Q Q C    , is essentially the 
same as (17). The average drain current exceeds the medial 
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value due to the current distribution in the subthreshold region 
is skewed to the right at a sufficiently large var TV . This 
means that a relatively small portion of transistors with nega-
tively shifted TV  provides a significant contribution to average 
current because of strong dependence of drain current on GV  
in the subthreshold region. 
C. Numerical simulation of inter-device fluctuations of static 
drain currents 
Characterization of the drain current variability can be 
generally addressed as the ratio of the standard deviation to 
the mean current  
1/222 /D D DI I I , calculated via a 
straightforward averaging of the I-V characteristics. We have 
numerically simulated the drain current variance at any opera-
tion mode using a general formula 
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    (20) 
where the threshold voltage variance can be specified for dif-
ferent channel sizes, doping levels, and oxide-trapped charges. 
Such approach requires an analytical dependence of the drain 
current on gate and drain biases for all operation modes. We 
use in this case the compact MOSFET model, described in 
[17]. Figure 3 shows the standard deviation to the mean value 
drain current ratio simulated as functions of the gate voltage. 
The amplitudes of the current standard deviations are signifi-
cantly larger in the subthreshold operation modes due to lesser 
values of the inverse logarithmic slope S  in (8). 
 
 
Fig. 3. The drain current standard deviation to mean values simulated as func-
tions of gate voltage at different oxide trap concentrations Nox : (a) 10
13 cm-3 
(b) 3×1012 cm-3 (c) 1011 cm-3 for a 60 nm nFET (tox = 3 nm, W/L=120 nm/60 
nm, VT = 0.7 V, NA = 3×10
17 cm-3). 
The normalized standard deviation of the on-current (at 
G DDV V ) has to be an increasing function of oxN . This is il-
lustrated by the simulation results in Fig. 4.  
For the low oxide charge density, the relative current fluc-
tuations are constant due to the dominance of the RDF in (11). 
The height of the plateau in Fig. 4 is determined by var RDFTV  
in (12). A noticeable increase in the drain current fluctuations 
at large oxN  is caused by fluctuations of the oxide charge 
var oxTV .  
 
Fig. 4. The standard deviation to mean values of on-current (VG =VDD=1.2 V) 
simulated as functions of trap concentration Nox at different sizes (a) W/L=60 
nm/60 nm (b) W/L=120 nm/60 nm (c) W/L=240 nm/60 nm for the same nFET 
as in Fig. 3. 
 
Thus, ionization may cause additional inter-device threshold 
voltage mismatch. The trapped charge compensation could 
strongly suppress the net threshold voltage shift making it sub-
linear or negligible for contemporary nanoscale circuits with 
the thin gate oxides. At the same time, the total density of the 
charged oxide traps ox ox oxN N N
    could be considered as a 
function approximately proportional to the total ionizing dose. 
Particularly, the dose dependence of the relative drain current 
fluctuations, measured for the 120/60 nm nMOSFETs (see 
Fig. 6 in Ref. [12]), is almost identical with the curve (b) in 
Fig. 4, intentionally simulated with the authentic transistor’s 
parameters. Evidently, the severity of this problem would in-
crease with a shrinking of transistor sizes. 
IV. DYNAMIC VARIABILITY 
A. Dynamic variability 
Dynamic variability can be considered as a form of dy-
namic mismatch. Actually, the oxide-trapped charged is not 
fixed due to carrier exchange with the silicon substrate. Fol-
lowing the changes in the Fermi energy position at the Si-SiO2 
interface, the near-interfacial charged defects could change 
their occupation number (trapping/de-trapping), contributing 
both to the interface trap capacitance and the threshold voltage 
instability [18, 19, 20]. 
The trap response times have a very wide range and de-
layed kinetics. The auto-correlator of the dynamical threshold 
voltage can be derived for uniformly distributed traps in ap-
proximation of a stationary temporal process [21, 22] 
     
1 12
max min
0
var
TV T T
r
OX
K t V V t
Q t t
E E
C
 

 
   
     
      
   
 ,    (21) 
where var rQ  is the variance of total number of the traps rQ  
recharged per gate voltage sweep averaged over all temporal 
scales,  1E y  is the integral exponent function 
(  1 0.577 lnE y y    at y ≪ 1), the maximum and minimum 
times of the tunneling recharging are related as 
 max min exp /    ,   is a thickness of the trap location 
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near the Si-SiO2 interface (typically, a few nanometers),   is 
the tunnel attenuation length ( 0.1 nm). 
The quasi-static interface trap capacitance ITC  and the trap 
energy density ITD  are defined as follows 
2
IT OX F ITC qdQ d q D   .      (22) 
The total variance var rQ  at a single voltage sweep can be es-
timated as  
var ITr SQ qC   ,       (23) 
where ln /S T A iN n    is a typical interval of the surface 
potential (or Fermi energy) change under gate sweep, ITC  is 
the interface trap capacitance averaged over this interval.  
Such a spread in rQ  could lead to a variety of measured 
threshold voltages. In contrast to the static mismatch, the dy-
namical variability of threshold voltages essentially depends 
on the sweep time St . All the high-frequency fluctuations are 
self-averaging over time scales lesser than St . Given 
maxSt  , equation (21) takes an asymptotic form 
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where 1t  is the reference time scale. We found in [21] that 1t , 
ITC  and   are not independent parameters, and they can be 
consistently recalculated with a renormalization procedure de-
pending on the experimental conditions. 
Actually, as it was experimentally found in [19, 23], the 
dynamic standard deviation of the threshold voltage approxi-
mately logarithmically decreases with increase in the sweep 
time St . Such single device dynamic variability could be add-
ed to the static mismatch contribution and could amount up to 
≈30% of static variability sources. The lack of dynamic stabil-
ity in the nanoscale memory circuits can lead to read/write 
failures or power supply limitations. 
B. Flicker noise 
The 1/f, or flicker noise and the random telegraph noise be-
long to a class of intra-device variability defined as time-
dependent fluctuations of the drain current around its fixed 
average value. In fact, the flicker noise is due to the same pro-
cesses as dynamical variability. Indeed, in view of (9) and 
(21), we derived with the McWhorter model [24] the current 
auto-correlation noise function  
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where the dispersion of trapped oxide charge is controlled by 
the interface (border) trap energy density at a fixed Fermi lev-
el  IT FC   [25]. According to the Wiener-Khinchine theo-
rem, the power spectral density is defined by a cosine-
transform of the auto-correlation function 
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It is worth to note that the thermal relaxation time constants 
can have a huge scatter in magnitude also due to a spread in 
the activation energy max min ,   
max min
0 0
B Bk T k Te e     . 
The mathematical structure of the response function for the 
tunnel (“horizontal”) and the thermal (“vertical”) relaxation 
for the traps, uniformly distributed in position and energy, is 
equivalent each other up to a substitution  max minBk T    
   max minln   [21]. It is well known that the 1/f noise is 
a superposition of the Random Telegraph Noise (RTN) origi-
nating from the trapping/de-trapping of the separate defects 
[26]. Besides, the Negative Bias Temperature Instability 
(NBTI) is found to be caused by the same reasons [27, 28], 
29]. 
C. Ultimately scaled circuits 
The stochastic oxide-trapped charge could have a huge im-
pact on the reliability of the ultimately scaled circuit. The 
drive current in transistors of contemporary technologies can 
be estimated as follows  
max
C
D
Q
I v
L
          (27) 
where maxv  is the maximum carrier speed (~ 10
7 cm). Then 
the relative current fluctuation is given by 
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    (28) 
For transistors with 10nm×10nm sizes, the total channel 
charge comprises of several electrons even at maximum gate 
voltages. The trapping/de-trapping process even in a single 
defect ( oxQ q  ) could lead in this case to a noticeable varia-
tion in drive current of such transistors. These fluctuations be-
come critical on the condition ~ ~ox OXQ q C S . The critical 
channel area for strong inversion can be estimated via the 
equivalent oxide thickness (EOT) as follows 
   
~crit
ox DD T ox DD T
q q EOT
A
C V V V V

 
.     (29) 
Taking DD TV V  = 0.5 V and EOT = 1 nm, one gets 
critA  9 nm
2. In the subthreshold region the impact of an indi-
vidual charged oxide trap should be noticeable even for mod-
ern 10 nm technology  
~ ~crit
ox T
q EOT
A
 
180 nm2.       (30) 
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We claim in this way that ~critA  10 nm
2 is the ultimately min-
imal channel area, limited by unavoidable variability due to 
stochastic charge instability of a single defect in surrounding 
insulators. 
V. SUMMARY 
The static and dynamic variability, flicker noise and RTN 
in nanoscale CMOS has been treated in this work from a sin-
gle standpoint. A distinctive general feature of all these effects 
is the Pelgrom’s dependence 1 WL  for the standard devia-
tion of the amplitude [30]. This dependence is a direct conse-
quence of the Poisson statistics for the charged defects distrib-
uted without correlations on the transistor’s channel area 
A = WL. For the channel area less than approximately 10 nm2 
the static and dynamic variability effects may become unac-
ceptably large due to the fluctuations may be comparable with 
the average values. The advanced technologies (e.g., FinFETs, 
or, FD SOI FETs) allow excluding or minimizing the RDF ef-
fect, but no technology can prevent the emergence of several 
unstable defects in even a very thin surrounding insulator. 
This issue represents a fundamental limit on the reliability of 
the ultra-scale devices and circuits. 
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